Regviz

Freescale Semiconductor /MK70F15WS /DDR /CR44

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR44

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK61F15WS/DDR/CR44#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0P2TYP 0RESERVED0 (0)WRRLAT 0RESERVED0 (0)WRRSHARE 0RESERVED0WRRERR0RESERVED

WRRSHARE=0, WRRLAT=0

Description

DDR Control Register 44

Fields

P2TYP

Port 2 Type
RESERVED

Reserved
WRRLAT

WRR Latency

0 (0): Free-running

1 (1): Limited
RESERVED

Reserved
WRRSHARE

WRR Shared arbitration

0 (0): Port 0 and port 1 are treated independently for arbitration

1 (1): Port 0 and port 1 are grouped together for arbitration
RESERVED

Reserved
WRRERR

WRR parameters Error
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data